Verilog

Verilog is a hardware description language (HDL) used to model electronic systems

Vhdl

VHDL (VHSIC Hardware Description Language) is a language used in electronic design to describe digital systems such as FPGA (field-programmable gate arrays) and IC (integrated circuits).



Experience designers easier

Example

"As far as tooling my understanding is that verilog seems to have equivalent or better support than vhdl"

from question  

Converting Chisel to Vhdl and SystemC?

"My experience is that designers can use whichever they prefer usually and most agree that verilog is easier to use and the code is shorter fact than equivalent vhdl"

from question  

Does anybody have quantitative data on VHDL versus Verilog use?

Others

Example

By these numbers and only these numbers vhdl seems to be more widely-used than verilog

from question  

Does anybody have quantitative data on VHDL versus Verilog use?

With verilog being closer to c syntax it might be easier to start there and i also prefer it over vhdl but let s not get into religious discussions i know that emacs and sigasi editors provide auto-format options for rtl languages but their format options are strict and i don t like the outcome hence i intend to make the formatting style configurable i ran into this work it might be useful to build on it if possible

from question  

Writing a Verilog autoformat extension for Sublime/VS Code

Yes vhdl was once much more feature-rich than verilog but later revisions of the language verilog 2001 verilog 2005 systemverilog etc.. have cherry-picked most of the interesting features and there is far more robust toolchain support for verilog and its variant these days in addition to it being the dominant language in use in the us in my experience vhdl is only used here when dealing with extreme legacy blocks and in academic contexts partially due to the tools support mentioned previously

from question  

Where should I begin with HDLs?

Vhdl is more popular in europe and verilog is dominating in the us

from question  

Where should I begin with HDLs?

Vhdl needs more code to describe a program but it often catches errors missed by verilog emphasizes unambiguous semantics and is portable just to name a few

from question  

Learn VHDL when coming from strong Verilog background

Pacoblaze was written in verilog which like adam said less common than vhdl

from question  

How can I make my own microcontroller?

For hdl choice verilog is to c as vhdl is to ada;so verilog is easier to get started with but you can make mistakes more easily

from question  

Where should I begin with HDLs?

Back to Home
Data comes from Stack Exchange with CC-BY-SA-4.0